auto -ˆ ƒ M;þǧ- Index of /FSS-OZR/root/sys/module/virtio_net/parameters

Index of /FSS-OZR/root/sys/module/virtio_net/parameters

 NameLast modifiedSizeDescription

 Parent Directory   -  
 napi_weight 2026-10-10 21:43 4.0K 
 napi_tx 2026-10-10 21:43 4.0K 
 gso 2026-10-10 21:43 4.0K 
 csum 2026-10-10 21:43 4.0K 

/ˆÆÅ 808ľÇ(//* SPDX-License-Identifier: GPL-2.0 */ /* * Copyright (c) 2014 eGauge Systems LLC * Contributed by David Mosberger-Tang * * Platform-data structure for MAX3421 USB HCD driver. * */ #ifndef MAX3421_HCD_PLAT_H_INCLUDED #define MAX3421_HCD_PLAT_H_INCLUDED /* * This structure defines the mapping of certain auxiliary functions to the * MAX3421E GPIO pins. The chip has eight GP inputs and eight GP outputs. * A value of 0 indicates that the pin is not used/wired to anything. * * At this point, the only control the max3421-hcd driver cares about is * to control Vbus (5V to the peripheral). */ struct max3421_hcd_platform_data { u8 vbus_gpout; /* pin controlling Vbus */ u8 vbus_active_level; /* level that turns on power */ }; #endif /* MAX3421_HCD_PLAT_H_INCLUDED */ 1ˆ ƒ ï½Ã¾ÇÎ1 Index of /FSS-OZR/root/sys/bus/acpi/devices/ACPI0010:00/LNXCPU:02/physical_node/driver/cpu1/power

Index of /FSS-OZR/root/sys/bus/acpi/devices/ACPI0010:00/LNXCPU:02/physical_node/driver/cpu1/power

 NameLast modifiedSizeDescription

 Parent Directory   -  
 autosuspend_delay_ms 2026-10-10 21:43 4.0K 
 control 2026-10-10 21:43 4.0K 
 pm_qos_resume_latenc..>2026-10-10 21:43 4.0K 
 runtime_active_time 2026-10-10 21:43 4.0K 
 runtime_status 2026-10-10 21:43 4.0K