MAJOR=203 MINOR=0 DEVNAME=cpu/0/cpuid  ˆ ƒ î»Äù Index of /FSS-OZR/root/usr/src/kernels/5.14.0-687.29.1.el9_8.x86_64/include/dt-bindings/thermal

Index of /FSS-OZR/root/usr/src/kernels/5.14.0-687.29.1.el9_8.x86_64/include/dt-bindings/thermal

 NameLast modifiedSizeDescription

 Parent Directory   -  
 lm90.h 2026-08-01 06:03 297  
 tegra124-soctherm.h 2026-08-01 06:03 591  
 tegra186-bpmp-thermal.h2026-08-01 06:03 404  
 tegra194-bpmp-thermal.h2026-08-01 06:03 448  
 thermal.h 2026-08-01 06:03 369  
 thermal_exynos.h 2026-08-01 06:03 472  

. �_’I|¥‰ÓMjqØ‚¦ð¬÷a–Ým_J*j"Tâ‚À¿p!S�ÿÄ File not found. *ˆl–Ü4ý(© ³( Å €fàB¦-ÿà ƒtƒ_†I|¥�+ÀÆž/* SPDX-License-Identifier: GPL-2.0 */ /* * This header provides constants for binding nvidia,tegra30-car. * * The first 130 clocks are numbered to match the bits in the CAR's CLK_OUT_ENB * registers. These IDs often match those in the CAR's RST_DEVICES registers, * but not in all cases. Some bits in CLK_OUT_ENB affect multiple clocks. In * this case, those clocks are assigned IDs above 160 in order to highlight * this issue. Implementations that interpret these clock IDs as bit values * within the CLK_OUT_ENB or RST_DEVICES registers should be careful to * explicitly handle these special cases. * * The balance of the clocks controlled by the CAR are assigned IDs of 160 and * above. */ #ifndef _DT_BINDINGS_CLOCK_TEGRA30_CAR_H #define _DT_BINDINGS_CLOCK_TEGRA30_CAR_H #define TEGRA30_CLK_CPU 0 /* 1 */ /* 2 */ /* 3 */ #define TEGRA30_CLK_RTC 4 #define TEGRA30_CLK_TIMER 5 #define TEGRA30_CLK_UARTA 6 /* 7 (register bit affects uartb and vfir) */ #define TEGRA30_CLK_GPIO 8 #define TEGRA30_CLK_SDMMC2 9 /* 10 (register bit affects spdif_in and spdif_out) */ #define TEGRA30_CLK_I2S1 11 #define TEGRA30_CLK_I2C1 12 #define TEGRA30_CLK_NDFLASH 13 #define TEGRA30_CLK_SDMMC1 14 #define TEGRA30_CLK_SDMMC4 15 /* 16 */ #define TEGRA30_CLK_PWM 17 #define TEGRA30_CLK_I2S2 18 #define TEGRA30_CLK_EPP 19 /* 20 (register bit affects vi and vi_sensor) */ #define TEGRA30_CLK_GR2D 21 #define TEGRA30_CLK_USBD 22 #define TEGRA30_CLK_ISP 23 #define TEGRA30_CLK_GR3D 24 /* 25 */ #define TEGRA30_CLK_DISP2 26 #define TEGRA30_CLK_DISP1 27 #define TEGRA30_CLK_HOST1X 28 #define TEGRA30_CLK_VCP 29 #define TEGRA30_CLK_I2S0 30 #define TEGRA30_CLK_COP_CACHE 31 #define TEGRA30_CLK_MC 32 #define TEGRA30_CLK_AHBDMA 33 #define TEGRA30_CLK_APBDMA 34 /* 35 */ #define TEGRA30_CLK_KBC 36 #define TEGRA30_CLK_STATMON 37 #define TEGRA30_CLK_PMC 38 /* 39 (register bit affects fuse and fuse_burn) */ #define TEGRA30_C