0x000000000000c040 0x000000000000c07f 0x0000000000040101 0x00000000febd2000 0x00000000febd2fff 0x0000000000040200 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000380000008000 0x000038000000bfff 0x000000000014220c 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 "lzD Ɲ'ţ h0x000000000000c080 0x000000000000c0bf 0x0000000000040101 0x00000000febd3000 0x00000000febd3fff 0x0000000000040200 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x000038000000c000 0x000038000000ffff 0x000000000014220c 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000   Index of /FSS-OZR/root/usr/src/kernels/5.14.0-687.29.1.el9_8.x86_64/drivers/media/cec/i2c

Index of /FSS-OZR/root/usr/src/kernels/5.14.0-687.29.1.el9_8.x86_64/drivers/media/cec/i2c

 NameLast modifiedSizeDescription
 Parent Directory   -  
 Kconfig 2026-08-01 06:03 380  
 Makefile 2026-08-01 06:03 119  
B l4( (  fB- _I|+azD Ɲ*bѿ(= /* SPDX-License-Identifier: GPL-2.0-only */ /* * Copyright (c) 2020 MediaTek Inc. * * Author: Chao Hao * Author: Yong Wu */ #ifndef _DT_BINDINGS_MEMORY_MT8192_LARB_PORT_H_ #define _DT_BINDINGS_MEMORY_MT8192_LARB_PORT_H_ #include /* * MM IOMMU supports 16GB dma address. * * The address will preassign like this: * * modules dma-address-region larbs-ports * disp 0 ~ 4G larb0/1 * vcodec 4G ~ 8G larb4/5/7 * cam/mdp 8G ~ 12G larb2/9/11/13/14/16/17/18/19/20 * CCU0 0x4000_0000 ~ 0x43ff_ffff larb13: port 9/10 * CCU1 0x4400_0000 ~ 0x47ff_ffff larb14: port 4/5 * * larb3/6/8/10/12/15 is null. */ /* larb0 */ #define M4U_PORT_L0_DISP_POSTMASK0 MTK_M4U_ID(0, 0) #define M4U_PORT_L0_OVL_RDMA0_HDR MTK_M4U_ID(0, 1) #define M4U_PORT_L0_OVL_RDMA0 MTK_M4U_ID(0, 2) #define M4U_PORT_L0_DISP_RDMA0 MTK_M4U_ID(0, 3) #define M4U_PORT_L0_DISP_WDMA0 MTK_M4U_ID(0, 4) #define M4U_PORT_L0_DISP_FAKE0 MTK_M4U_ID(0, 5) /* larb1 */ #define M4U_PORT_L1_OVL_2L_RDMA0_HDR MTK_M4U_ID(1, 0) #define M4U_PORT_L1_OVL_2L_RDMA2_HDR MTK_M4U_ID(1, 1) #define M4U_PORT_L1_OV