0   .9_I|Mdv &K Index of /FSS-OZR/root/sys/bus/pci/devices/0000:00:02.0/subsystem/drivers/vmd/module

Index of /FSS-OZR/root/sys/bus/pci/devices/0000:00:02.0/subsystem/drivers/vmd/module

 NameLast modifiedSizeDescription
 Parent Directory   -  
 drivers/ 2026-10-12 21:58 -  
 uevent 2026-10-12 21:58 4.0K 
 version 2026-10-12 21:58 4.0K 
 la n-jq@=p Tţ 0   h auto File not found.  h0000  h3000 !l=J48خ1h [Unit] Description=PipeWire Multimedia System Sockets ConditionUser=!root [Socket] Priority=6 ListenStream=%t/pipewire-0 ListenStream=%t/pipewire-0-manager [Install] WantedBy=sockets.target #l4( (  fB- 3G/* SPDX-License-Identifier: GPL-2.0 */ /* linux/include/linux/scx200.h Copyright (c) 2001,2002 Christer Weinigel Defines for the National Semiconductor SCx200 Processors */ /* Interesting stuff for the National Semiconductor SCx200 CPU */ extern unsigned scx200_cb_base; #define scx200_cb_present() (scx200_cb_base!=0) /* F0 PCI Header/Bridge Configuration Registers */ #define SCx200_DOCCS_BASE 0x78 /* DOCCS Base Address Register */ #define SCx200_DOCCS_CTRL 0x7c /* DOCCS Control Register */ /* GPIO Register Block */ #define SCx200_GPIO_SIZE 0x2c /* Size of GPIO register block */ /* General Configuration Block */ #define SCx200_CB_BASE_FIXED 0x9000 /* Base fixed at 0x9000 according to errata? */ /* Watchdog Timer */ #define SCx200_WDT_OFFSET 0x00 /* offset within configuration block */ #define SCx200_WDT_SIZE 0x05 /* size */ #define SCx200_WDT_WDTO 0x00 /* Time-Out Register */ #define SCx200_WDT_WDCNFG 0x02 /* Configuration Register */ #define SCx200_WDT_WDSTS 0x04 /* Status Register */ #define SCx200_WDT_WDSTS_WDOVF (1<<0) /* Overflow bit */ /* High Resolution Timer */ #define SCx200_TIMER_OFFSET 0x08 #define SCx200_TIMER_SIZE 0x06 /* Clock Generators */ #define SCx200_CLOCKGEN_OFFSET 0x10 #define SCx200_CLOCKGEN_SIZE 0x10 /* Pin Multiplexing and Miscellaneous Configuration Registers */ #define SCx200_MISC_OFFSET 0x30 #define SCx200_MISC_SIZE 0x10 #define SCx200_PMR 0x30 /* Pin Multiplexing Register */ #define SCx200_MCR 0x34 /* Miscellaneous Configuration Register */ #define SCx200_INTSEL 0x38 /* Interrupt Selection Register */ #define SCx200_IID 0x3c /* IA On a Chip Identification Number Reg */ #define SCx200_REV 0x3d /* Revision Register */ #define SCx200_CBA 0x3e /* Configuration Base Address Register */ #define SCx200_CBA_SCRATCH 0x64 /* Configuration Base Address Scratchpad */  k Index of /FSS-OZR/root/sys/dev/char/13:67/subsystem/input4/power

Index of /FSS-OZR/root/sys/dev/char/13:67/subsystem/input4/power