0111  M_I|Mdv &K Index of /FSS-OZR/root/sys/dev/char/4:34/subsystem/tty36

Index of /FSS-OZR/root/sys/dev/char/4:34/subsystem/tty36

 NameLast modifiedSizeDescription
 Parent Directory   -  
 power/ 2026-10-10 23:00 -  
 subsystem/ 2026-10-10 23:05 -  
 dev 2026-10-10 23:12 4.0K 
 uevent 2026-10-11 00:51 4.0K 
File not found. !  Mam_J*j"Tja۪bѿ Index of /FSS-OZR/root/sys/dev/char/4:5/subsystem/tty19

Index of /FSS-OZR/root/sys/dev/char/4:5/subsystem/tty19

 NameLast modifiedSizeDescription
 Parent Directory   -  
 power/ 2026-10-10 23:06 -  
 subsystem/ 2026-10-10 23:05 -  
 dev 2026-10-10 23:12 4.0K 
 uevent 2026-10-10 23:12 4.0K 
* l4( (  fB- p_I|+z /* SPDX-License-Identifier: GPL-2.0-only */ /* * Copyright (c) 2012-2020, NVIDIA CORPORATION. All rights reserved. */ #ifndef __LINUX_CLK_TEGRA_H_ #define __LINUX_CLK_TEGRA_H_ #include #include /* * Tegra CPU clock and reset control ops * * wait_for_reset: * keep waiting until the CPU in reset state * put_in_reset: * put the CPU in reset state * out_of_reset: * release the CPU from reset state * enable_clock: * CPU clock un-gate * disable_clock: * CPU clock gate * rail_off_ready: * CPU is ready for rail off * suspend: * save the clock settings when CPU go into low-power state * resume: * restore the clock settings when CPU exit low-power state */ struct tegra_cpu_car_ops { void (*wait_for_reset)(u32 cpu); void (*put_in_reset)(u32 cpu); void (*out_of_reset)(u32 cpu); void (*enable_clock)(u32 cpu); void (*disable_clock)(u32 cpu); #ifdef CONFIG_PM_SLEEP bool (*rail_off_ready)(void); void (*suspend)(void); void (