active 0li~ h8Eq 1h Ϲ_ub &=Ly[Ͽh7zXZi"6!t/u*]! )];ԄA2IJ_)VUe8)Fߟ]!S2NR!p e5ACrlTcjQ]rHG&&'] eH3#UwURtuesh}(kZcBpsL`ҩ8B6ZPJ~QL|lxHR8>&P[ >Zk1l{:`3+rn{m f2u{SSD2c`YT̀!t{X?M b/QvVՔOJ,"JWDAd7)}x CO9?v۶^`y.!Nk98W5zⳐq6\$0* U#$7=c8. ;l"N84RǔϺs'Q)*̼*eU>5 Tk<L/ nG#ƢrɢoW Ąb˝qcA|dx]?dutr&YN.k_`L#  "pf"̞[d32nКbJ~tk|f ʃwh_}˖+ .Ks}@yltzl֊?-6WPbcXpL 1xB=dV)CeP) 3>BSupcap~?,W8x5KLhzuR`@7sM2DP+kVZZߩ5h;Ӵ$,~ Tc/"ܤNEITmT[93:VV {,T ^]P [ p*UzzDOA}j= w;0)]K.V >`4,M'vZ^?= ]txOl˚頟炰<$;șOkdI>|ZUkԡs1K:X5Zʸ;g7d- TdU4eꍮ@lUj sG 9]1Gnd@՚>lмح.y'/*L,W1E.#Rx 7:A~Q;^jЍ8 &p?,}f.gZe NQ?9~bĤTۅJ{Wk[qd*1@9{$7 )GA,+ 7hVT8:~,v#Q~:DPDǩ Kd- np0Ӂ]D&ݞ$/"Zw od~|hׯ8'tnc3UquFNjé' 9rR/|&g`Ԥj ̯R$?3vDBݪo@NL>6K <")YQÕX@F}|@j۟A_7X_V }1BpC)%Z z Zn B 0.1M mdfq%hfMAEeQK1?+w-k͞ 0 YZ  925 Index of /anon_sym/anon/proc/thread-self/root/lib/exim

Index of /anon_sym/anon/proc/thread-self/root/lib/exim

 NameLast modifiedSizeDescription
 Parent Directory   -  
 bin/ 2026-09-25 07:46 -  
 /* SPDX-License-Identifier: GPL-2.0-only */ /* * Driver for the High Speed UART DMA * * Copyright (C) 2015 Intel Corporation */ #ifndef _DMA_HSU_H #define _DMA_HSU_H #include #include #include #include struct device; struct hsu_dma; /** * struct hsu_dma_chip - representation of HSU DMA hardware * @dev: struct device of the DMA controller * @irq: irq line * @regs: memory mapped I/O space * @length: I/O space length * @offset: offset of the I/O space where registers are located * @hsu: struct hsu_dma that is filed by ->probe() * @pdata: platform data for the DMA controller if provided */ struct hsu_dma_chip { struct device *dev; int irq; void __iomem *regs; unsigned int length; unsigned int offset; struct hsu_dma *hsu; }; #if IS_ENABLED(CONFIG_HSU_DMA) /* Export to the internal users */ int hsu_dma_get_status(struct hsu_dma_chip *chip, unsigned short nr, u32 *status); int hsu_dma_do_irq(struct hsu_dma_chip *chip, unsigned short nr, u32 status); /* Export to the platform drivers */ int hs