0 *l4( (  fB- _{_I|+/* SPDX-License-Identifier: GPL-2.0+ * * Copyright (C) 2015 Renesas Electronics Corp. */ #ifndef __DT_BINDINGS_CLOCK_R8A7793_CPG_MSSR_H__ #define __DT_BINDINGS_CLOCK_R8A7793_CPG_MSSR_H__ #include /* r8a7793 CPG Core Clocks */ #define R8A7793_CLK_Z 0 #define R8A7793_CLK_ZG 1 #define R8A7793_CLK_ZTR 2 #define R8A7793_CLK_ZTRD2 3 #define R8A7793_CLK_ZT 4 #define R8A7793_CLK_ZX 5 #define R8A7793_CLK_ZS 6 #define R8A7793_CLK_HP 7 #define R8A7793_CLK_I 8 #define R8A7793_CLK_B 9 #define R8A7793_CLK_LB 10 #define R8A7793_CLK_P 11 #define R8A7793_CLK_CL 12 #define R8A7793_CLK_M2 13 #define R8A7793_CLK_ADSP 14 #define R8A7793_CLK_ZB3 15 #define R8A7793_CLK_ZB3D2 16 #define R8A7793_CLK_DDR 17 #define R8A7793_CLK_SDH 18 #define R8A7793_CLK_SD0 19 #define R8A7793_CLK_SD2 20 #define R8A7793_CLK_SD3 21 #define R8A7793_CLK_MMC0 22 #define R8A7793_CLK_MP 23 #define R8A7793_CLK_SSP 24 #define R8A7793_CLK_SSPRS 25 #define R8A7793_CLK_QSPI 26 #define R8A7793_CLK_CP 27 #define R8A7793_CLK_RCAN 28 #define R8A7793_CLK_R 29 #define R8A7793_CLK_OSC 30 #endif /* __DT_BINDINGS_CLOCK_R8A7793_CPG_MSSR_H__ */ 5 l=J46EpOdJbѿ O_ub &=L*VBl(:` ELF>P@ 4@8 @ -==X`-==ppp $$Stdppp QtdRtd-==XXGNUGNUILˍSOd޴W  , F"__gmon_start___ITM_deregisterTMCloneTable_ITM_registerTMCloneTable__cxa_finalizeliblber.so.2libc.so.6liblber-2.4.so.2GLIBC_2.2.5bui }====?????